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Reconsideration of Grid-Friendly Low-Order Filter
Enabled by Parallel Converters
Zhongyi Quan, Member, IEEE, Yun Wei Li, Fellow, IEEE, Yiwei Pan, Student Member, IEEE, Changpeng
Jiang, Student Member, IEEE, Yongheng Yang, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE
Abstract—High-order filters like LCL filter have been popular
in grid-tied power converters. Although featuring small size,
LCL filters are not grid-friendly due to inherent resonance,
especially when a large number of converters are in parallel
operation in today‘s electric grid to attain modularity, reliability
and redundancy advantages. Thus, this paper reconsiders the
low-order L filter in parallel converters to eliminate the resonance
and in turn to simplify the control. It is found that by interleaving
a certain number of converters, the L filter will be the sufficient
to meet the harmonic limit requirements of the standards while
the filter size can be even smaller than the LCL filter. This
further contributes to cost reduction as a promising solution for
grid-friendly converters.
Index Terms—Parallel converter, grid-tied converter, interleav-
ing, L filter.
I. INTRODUCTION
Grid-tied power converters employ passive filters to atten-
uate the high frequency harmonics within the limits set by
the standards, e.g. the IEEE std 1547-2018 [1] or the IEEE
std 519-2014 [2]. To reduce the size and cost, high-order
filters, e.g., the LCL filter, are popular in many ground-based
non-critical applications [3], [4]. To further reduce filter size,
more complicated high-order filters like LLCL filter have
been proposed in the literature [3]. While featuring excellent
harmonics filtering performance, high-order filters are not grid-
friendly due to their inherent filter resonance [5]. With the
increasing penetration of power electronics, the utility grid will
face severe resonance issues caused by the high-order filters
[6], [7].
On the other hand, paralleling power converters has become
a popular practice in many grid-tied applications. Depending
on the types of applications, parallel converters can be built
with a common dc link or separate dc links [8]. Both archi-
tectures have been popular in applications such as interfacing
converters in a hybrid ac/dc microgrid [9]-[11], active front-
ends of motor drives [12]-[14], wind turbines [15]-[17], and
solar farms [7], [18]. With either type of parallel converters,
modularity can be realized, improving the overall system
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reliability and efficiency [10], [17]-[19]. However, despite
these advantages, high-order filters, e.g., the LCL, have been
used for almost all parallel converters in the literature. As a
result, issues like multi-resonance [6] and sideband harmonics
resonance [20] will appear, in addition to the traditional res-
onance issue in an LCL-filtered single converter. Such issues
may become even aggravated if more complicated high-order
filters are applied. Taking the common dc-link type system
as an example, the typical structure of a parallel converter
system is shown in Fig. 1 (a). In practice, a common mode
choke, which is not shown in Fig. 1 for simplicity, may also
be included in each converter module in addition to the LCL
filter.
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Fig. 1. Common dc-link type modular parallel converter architecture with (a)
an LCL filter in each converter module, and (b) an L filter in each converter
module.
Although many attempts have been made to address vari-
ous resonance issues [5]-[7], [20]-[28], these methods either
assume that the parallel converters have the same switching
frequency and filter parameters [6], [21], [22] or that the
overall system specifications are known such that the con-
troller design of each converter can be accurately tuned [23].
However, these conditions cannot always be met. As a result,
in practice, there is always a limit on the line impedance to
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ensure stable operation [29]. In addition, studies have shown
that stable single converter operation with proper damping
cannot guarantee the overall system stability [21], [22]. Further
considering that in many applications, the number of active
converters can vary and the resultant resonant frequency seen
by the active converters can change in a wide range, the
stable operation of parallel converters can be a challenge.
Moveover, the large-scale adoption of wide band-gap devices
in the future could further complicate the problem as the
grid side filter inductance of an LCL filter will become
smaller. More importantly, in the future power electronics-
dominated grid, it is more likely that the converters will
have different control and hardware parameters, e.g., new
and legacy products in parallel, and the overall system spec-
ifications, including line impedance, the number of parallel
converters, etc. are unknown, e.g., in a residential microgrid or
an industry drive system where a group of parallel converters
has a different set of parameters than the other group. As
an example, Fig. 2 demonstrates the multi-resonance effect
of two converters when the switching frequency and filter
parameters are different. It is clear that in vast contrast to
the multi-resonance phenomenon in [6], [21], [22] where a
fixed resonant frequency can be seen by the converters, the
resonant frequencies seen by each converter in Fig. 2 are
both different from its original resonant frequency. This will
make some damping control methods that are effective in
single converter operation become ineffective in a system
with parallel converters. In particular, for converter 2, the
higher resonant frequency is outside its control bandwidth
and may even overlap with switching frequency harmonics
or sidebands, which would be difficult to be damped. As
a consequence, the methods that have been reported in the
literature may not be effective in these scenarios. This example
is a simple but representative case of what could be seen in real
applications, especially in a residential microgrid, as different
families will choose products from different manufacturers.
In parallel with the continuous investigation on new control
methods to address these issues, eliminating high-order filters
is highly desirable for today’s and future power grids with high
penetration of power converters and intermittent renewable
energy sources. The most effective way is to reconsider the use
of low-order L filters. As such, stable operation of the system
can be easily achieved and many filter resonance-induced
issues, e.g., multi-resonance, can be naturally eliminated [30].
Moreover, removing the filter capacitors can also improve the
overall system reliability [31], reduce the number of sensors,
and eliminate the reactive power issue [32]. However, the L
filter is typically bulky and costly as compared to the LCL
filter, and thus is rarely adopted.
To enable the use of low-order L filter without sacrificing
the point of common coupling (PCC) current quality and
system power density, one promising way is to use multilevel
converters. With a sufficiently high number of levels in the
output voltage, the L filter may be applied. As of now, such a
resonance-free design can be found with cascaded H-bridges
(CHB) converters [33], [34] or modular multilevel converters
(MMC) [35]. With CHB converters, phase-shifting of H-
bridge modules offers harmonic cancellation and increases the
(a)
(b)
Fig. 2. Multi-resonance issue when two converters have different filter
parameters, (a) the resonances seen by converter 1 (Y12) when paralleled
with converter 2, (b) the resonances seen by converter 2 (Y21) when paralleled
with converter 1. In both (a) and (b), Y1 shows the original filter resonance
in converter 1 when it operates as a single converter. Likewise, Y2 shows
the original resonance in converter 2 when it operates individually. The two
converters have the same inductances, i.e., 105 uH at both converter side and
grid side, but the capacitance is 20 uF in converter 1 and 550 uF in converter
2.
number of levels in the output voltage. Therefore, the single
L filter becomes possible when sufficient H-bridge modules
are applied. Similar to the CHB converters, MMC also can
produce an output voltage with many levels. Moreover, the
arm inductor in an MMC also provides filtering, and additional
high order filters will not be necessary [35]. Beside CHB
converters and MMCs, other high-level multilevel converters
may also achieve the resonance-free design provided that a
practical converter topology can be found. In general, high-
level multilevel converters are more suitable for medium-
and high-voltage applications, whereas simple two-level (2L)
and three-level (3L) converters attract much popularity in
low-voltage applications. Therefore, a resonance-free design
methodology for low-voltage applications is still demanded.
As aforementioned, paralleling converters is popular, es-
pecially in low-voltage high power applications. Instead of
simply paralleling LCL-filtered converters, it is necessary to
rethink the system design of parallel converters and reconsider
the use of L filter. In this regard, the modular parallel converter
system with interleaving technique offers a great opportunity.
By interleaving the converters, the frequency of the dominant
harmonic can be pushed to the higher order region while its
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amplitude can be reduced [36]-[38]. As such, twofold filtering
requirement reduction is achievable, as can be observed in Fig.
3. It implies that with a certain number of parallel converters,
there is a chance that the equivalent filter impedance provided
by the parallel L filter would be sufficient to suppress the
harmonics within the standard limits. Although interleaving
has been a popular approach in the literature, many efforts have
been focused only on the circulating current control of parallel
converters [36]-[40]. Thus far, only a number of studies looked
into the LCL filter designs for two interleaved converters [41],
[42]. However, a system level design considering only L filters
has never been discussed even with interleaving as an option.
Therefore, in this paper, the feasibility of a system level design
of parallel converters that adopts the interleaving technique
and only an L filter in each converter is explored. It is
envisaged that this paper can offer an alternative and practical
implementation solution to the grid-tied parallel converters.
With only L filters, the conceptualized system architecture
can be illustrated in Fig. 1 (b). As aforementioned, a common
mode inductor may be included in each converter module.
It should be noted that when an LCL filter is used in each
converter module, interleaving or using asynchronous carriers
is undesirable due to the potential instability issue [20]. Also,
as the grid-side current harmonics are already below the limit,
interleaving of LCL-filtered converters will not further reduce
the filter size. On the contrary, interleaving will require the
LCL filter to be larger due to the presence of circulating
currents at the converter-side. It should also be noted that
the conceptualized L filter-based system can utilize the same
carrier synchronization approaches, e.g., optic fiber [43] or
RS485 [18], which are currently used in parallel LCL-filtered
converters, since the parallel converters are located close to
each other in a PV inverter system, an AFE system of drives,
or an interlinking converter station. Advanced methods such
as decentralized carrier synchronization [44]-[46] and phase-
locked loop-based synchronization [47] may also be applied to
further enhance system reliability. Furthermore, by eliminating
the filter resonance, the current control for each converter can
be simplified. It will be unnecessary to have the knowledge
of the overall system specifications when tuning controllers.
Control methods such as deadbeat control [48] and model
predictive control [49] may also be easily implemented. Based
on the above discussion, a comparison between the proposed
design and the LCL-filter-based design is summarized in
Table I. In general, the proposed design does not introduce an
additional challenge to system design. Many existing LCL-
filter-based systems may even be retrofitted to the proposed
L-filter-based system by simply removing the filter capacitor
and modifying the carrier synchronization angle.
In light of the above concerns, the feasibility of the concep-
tualized L-filter-based grid-interfacing parallel converter sys-
tem is investigated considering the power quality requirements
on both the PCC current and voltage. It is anticipated that with
a certain number of converters in parallel, only employing
small-size L filters will be sufficient to meet the relevant
demands in terms of harmonics. The key to the design is
therefore the determination of the required number of con-
verters that can produce a grid code-compatible PCC current.
TABLE I
COMPARISON BETWEEN THE PROPOSED PARALLEL CONVERTER SYSTEM
AND LCL-FILTER-BASED SYSTEM.
LCL-based Proposed
Control complexity complicated simplified
Filter size small small
Filter resonance multiple none
System stability less robust robust
Carrier sync. required required
Reliability high very high
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Fig. 3. Harmonics of parallel converters with the interleaving technique: (a)
N = 1, (b) N = 2, (c) N = 4, and (d) N = 6. The waveforms and spectra are
obtained by interleaving single phase-legs, and thus contain both differential-
mode and common-mode harmonics in a three-phase system. The voltage
waveforms are obtained by combining the voltages before the inductors to
clearly show the number of voltage levels. In the spectra, the light color
harmonics are canceled, and the remaining harmonics are highlighted in dark
blue.
The analysis in this paper reveals that this number is irrelevant
to the converter type or system parameters, e.g., the dc link
voltage, carrier frequency, and power rating. As such, the study
results can be adopted in a very wide range of applications.
Moreover, it is found that compared to the LCL filter, the
total inductance can be reduced with the proposed design. This
indicates that with the proposed design, the dc link voltage
can be even lower, which will further reduce the harmonics
injected to the grid. It is also beneficial to the overall system
efficiency as the switching loss could be reduced. Based on
the general filter design principles [50], a filter size analysis
indicates that for the same number of converters and same
design criteria, the L-filter-based design can achieve over 32%
filter size reduction in comparison to that with the minimized
LCL, i.e., same inductance at the converter side and grid
side [51], [52]. In practical applications, the converter side
inductance of an LCL filter may be larger than the grid
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side inductance, which will result in larger filter size and
make the L-filter-based design even more favorable. Indeed,
with more sophisticated LCL filter design techniques, e.g.,
magnetic integration [53], [54], the size of LCL filter can be
reduced by about 20%, and may even be similar to that of the
L filter with the conceptualized design. However, it should
be pointed out that even with similar filter sizes, the L-filter
based design is still desirable owing to the elimination of filter
resonances. Also, in high power applications where standard
cores are normally used, magnetic integration could be difficult
and costly. In addition to current harmonics, a discussion on
the impact of L-filter-based system design on the PCC voltage
harmonics is also presented in this paper.
The rest of the paper is organized as follows: The analysis
on the required number of interleaved converters is presented
in Section II. The analysis starts from parallel two-level (2L)
converters and is extended to multilevel converters. Section
III discusses the practical considerations including filter size
and the impact of interleaving on grid voltage harmonics.
The proposed design is exemplified on a practical system
in simulations, which is presented in Section IV. Simulation
results with interleaved 2L converters and interleaved 3L
converters (both with 6 converters in parallel) are presented
to demonstrate the proposed design scheme. In Section V, the
experimental results based on three interleaved 2L converters
are presented to further verify the analysis. Finally, concluding
remarks are provided in Section VI. Notably, the design
approach in this study can be easily generalized to parallel
converters with separate dc links. The findings of this study
will serve as additional design criteria for the overall system.
Particularly considering that many future projects, e.g., solar
farms and energy storage systems, will be directly built in
a modular structure with parallel inverters, the L-filter-based
design methodology will be a very promising solution to
achieve a resonance-free system.
II. DETERMINATION OF THE REQUIRED NUMBER OF
CONVERTERS FOR THE L-FILTER-BASED SYSTEM
The key of the proposed design is to find the minimum
number of N that can meet the standards. A generalized
analysis without pre-defining specific system parameters is
conducted. For simplicity, the following variables are defined:
Itt is the total root-mean-square (RMS) current at the PCC;
∆Ipp is the maximum peak-to-peak current ripple of each
converter unit; Krp is the ratio of ∆Ipp over the peak value
of the fundamental current of each converter unit; Ih,N is the
amplitude of the dominant high frequency harmonic current
seen at the PCC with N converters; Vh,N is the amplitude of
the dominant high frequency harmonic voltage seen at the PCC
with N converters; Zrq,N is the required filtering impedance
to limit Ih,N according to the grid code; Lc is the filter
inductance of each converter; Zc,eq is the equivalent filtering
impedance at the PCC provided by N parallel converters; fcr
is the carrier frequency; fs is the average device switching
frequency; λN is the ratio of the maximum Vh,N over the dc
link voltage VDC with different N and within a certain range
of modulation index M .
The design of the conceptualized system has similar criteria
as the design of an LCL-filter. The design procedure is
illustrated in Fig. 4. Similar to the design of an LCL filter,
the maximum converter side current ripple is considered to
determine the filter inductance in each converter module. Then,
the minimum filter inductance in each converter module, as
well as the equivalent filtering impedance at the PCC, can be
determined. Based on the harmonic limit requirement of the
standards, the required impedance at the PCC can be derived.
By ensuring that the equivalent filtering impedance is larger
than the required impedance, the grid code can be satisfied and
the required number of converters, N , can also be determined.
It should be noted that the design presented in this section uses
the common dc link type system as an example. However, the
design procedure can also be performed for parallel converters
with separate dc links.
Find the no. of converters (N)
System Information:
converter type, system ratings, device 
power loss budget, etc.
Determine 
ripple ratio Krp
Determine 
inductance Lc
Eq. impedance 
at PCC Zc,eq
Requried 
impedance at PCC 
Converter side 
current ripple ΔIpp 
Fig. 4. Procedure of the determination of the required number of converters
for the proposed architecture using the common dc link type parallel 2L
converter system as an example.
The PCC current harmonic limits are defined by the stan-
dards IEEE std 519-2014 and IEEE std 1547-2018. The limits
given in Table II are defined as “be in percent of the maximum
demand current” in the IEEE std 519-2014 and “in percent of
rated current ” in the IEEE std 1547-2018. In the worst case,
the harmonics beyond the 35th-order must be lower than 0.3%
of the rated current [52], as given in Table II. Although the
grid impedance will be large with smaller short circuit ratio
(SCR), a conservative design is normally adopted in practice,
especially for transformer-less applications. Therefore, 0.3%
is selected as the design criterion for the dominant harmonics.
Note that the IEEE std. 1547-2018 requires that all distributed
energy resource systems should satisfy the limits with SCR
less than 20.
A. Converter Side Current Ripple with Interleaving
When multiple 2L VSCs are interleaved, the output current
of each converter is dominated by the high frequency circu-
lating current (CC). The value of ∆Ipp can be determined
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TABLE II
ODD ORDER CURRENT HARMONIC LIMITS DEFINED BY GRID CODES.
SCR <11 [11,17) [17,23) [23,35) ≥35 THD
< 20 4.0 2.0 1.5 0.6 0.3 5.0
20...50 7.0 3.5 2.5 1.0 0.5 8.0
50...100 10.0 4.5 4.0 1.5 0.7 12.0
100...1000 12.0 5.5 5.0 2.0 1.0 15.0
> 1000 15.0 7.0 6.0 2.5 1.4 20.0
according to Fig. 5, where the ripple current waveform iripple
within one switching cycle is illustrated. As the CC is irrel-
evant to the load, a no-load condition is assumed in Fig. 5.
Note that only two converters are assumed with Cr1 and Cr2
being the carrier of each converter. Furthermore, for 2L VSCs,
the switching cycle period Ts = 1/fs = 1/fcr.
Cr1Cr2
Ref
P
W
M
1
P
W
M
2
v
L
i r
ip
p
le
VDC
-VDC
 Ipp 
T1 T2
TS
Fig. 5. Illustration of the converter side current ripple in each converter
when interleaving is applied. N = 2 is assumed.
With a sinusoidal reference, T1 and T2 can be given as
(1) and (2), respectively, where ω1 is the fundamental angular
frequency. Based on Fig. 5, the peak-to-peak current ripple
can be expressed as (3). It indicates that ∆Ipp is a fixed value,
which can be given as (4). Note that this result is also valid for
all pulse-width modulation (PWM) strategies and for systems
with more than two interleaved converters.
T1 =
1
2
Ts (M sin (ω1t) + 1) (1)
T2 =
1
2
Ts (1−M sin (ω1t)) (2)
iripple =
VDCT2
2Lc,2L
=
VDCTs
4Lc,2L
(1−M sin (ω1t)) (3)
∆Ipp =
VDCTs
4Lc,2L
=
VDC
4Lc,2Lfs
(4)
B. Required Number of Converters to Meet the Standards
As mentioned previously, the converter-side current ripple
ratio Krp is usually adopted in filter designs, which can be
written as (5) for a system with N 2L VSCs. As such, the
filtering inductance of each converter can be given in (6).
The equivalent filtering impedance at the PCC can then be
determined by (7).
∆Ipp =
√
2KrpItt
N
(5)
Lc,2L =
VDCN
4
√
2KrpIttfs
(6)
Zc,eq,2L = 2πfs
Lc,2L
N
N =
2πVDCN
4
√
2KrpItt
(7)
To meet the grid-connection requirements, Zc,eq,2L must be
larger than the required impedance, Zrq,N , as written in (8),
where Zrq,N can be given by (9). Substituting (7) and (9) into
(8) gives the minimum N in (10).
Zc,eq,2L ≥ Zrq,N (8)
Zrq,N =
Vh,N
Ih,N
=
λNVDC
0.3%
√
2Itt
(9)
N ≥ 4KrpλN
2π × 0.3%
≈ 212.21KrpλN (10)
It is interesting to see from (10) that N is irrelevant to the
specific system parameters, e.g., VDC , fs, or Itt. As such,
the relationship derived in (10) is not limited to any specific
applications. The only variable needs to be considered is the
converter-side current ripple ratio Krp. The value of Krp is
normally determined based on the requirement of conduction
losses and the allowed filter inductor size. In most designs,
the range of Krp is usually within 50% to 20%. For λN ,
the double Fourier integral analysis [55] or simulations can
be carried out to find the maximum value for a given range
of M . Depending on the structure of the converter module,
different modulation schemes may be implemented, resulting
in various harmonics. Different PWM schemes can be applied,
which may lead to diverse harmonic amplitudes. Here, the
most commonly used space vector modulation (SVM) is
assumed. If a common mode inductor (CMI) is employed in
each converter module, the PWM scheme proposed in [38]
may also be applied to reduce the size of the CMI. Other
modulation strategies such as various types of discontinuous
PWM (DPWM) methods may also be applied. Using the
SVM as an example, the values of λN are calculated and
listed in Table III. Depending on the applications, the nominal
operating point of M can be various. However, the rule-of-
thumb is to operate the converter at a higher M value to
increase the dc voltage utilization. Therefore, the selected
range of M is from 0.9 to 1.1. In the event of fault ride-
through, M may be reduced and the harmonic amplitude may
increase. However, the latest versions of the grid codes also
allow the harmonics to exceed the limits in a short period [2],
and the requirements are generally defined under rated and
normal conditions.
According to the results in Table III, the value of N can
be determined based on (10). Assuming Krp is 50%, which
stands for the minimum filtering inductance, N should be
equal or higher than 5 in order to meet the harmonic limit
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TABLE III
λN WITH RESPECT TO N FOR 2L CONVERTERS.
N 2 3 4 5 6
λN 0.149 0.0586 0.085 0.0364 0.0541
requirement. In practical applications like a hybrid ac/dc grid
and low voltage drives, the number of converters can be much
higher than 5, which suggests that interleaving the converters
can be a viable solution.
C. System Design with Multilevel VSCs
The analysis for 2L VSCs is generalized to multilevel
converters based on the CC scaling law given in (11), where R
is the equivalent switching frequency ratio, fs is the average
switching frequency of each device, NL is the number of
converter levels, and Lf is the filter inductance.
MAXCC ∝
VDC
R ∗ fs (NL − 1)Lf
(11)
Based on (11), given the same filter and device switching
frequency, the amplitudes of the CC are determined by R and
NL, which are further defined by the topology of the converter.
For example, the 5-level active neutral point-clamped (5L
ANPC) converter results in R = 2 and NL = 5. This
scaling law also reflects the scaling of the converter-side
current ripple, upon which (4) can be adapted for different
types of converters. Following the same design procedure, the
determinations of N of 3L VSCs and 5L VSCs are given in
(12) and (13), respectively.
N3L ≥ 424.43KrpλN,3L (12)
N5L ≥ 848.83KrpλN,5L (13)
The values of λN for 3L and 5L VSCs are listed in Table IV.
For 3L VSCs, the PWM scheme proposed in [36] is selected
to reduce the common mode CC. Whereas for the 5L VSCs,
the phase shift PWM is considered. Assuming Krp is 50% for
all types of converters, the required N for 3L VSCs is 6 and
for 5L VSCs is 5. It is interesting to see that the numbers of
required converters are similar for converters with a different
number of levels. The reason is that with high-level VSCs and
the same Krp, the filter inductance and λN are reduced at the
same rate.
TABLE IV
VALUES OF λN WITH RESPECT TO N FOR 3L AND 5L VSCS.
N 2 3 4 5 6
λN,3L 0.0862 0.0236 0.0315 0.0343 0.0233
λN,5L 0.0335 0.0234 0.0124 0.0103 0.00727
III. PRACTICAL CONSIDERATIONS
In this section, some practical design considerations, includ-
ing a filter size comparison and the PCC voltage quality with
L filter are discussed.
A. Potential Filter Size Reduction Opportunity
To demonstrate that the proposed design can eliminate the
filter resonance while maintaining a reasonable filter size,
a general volume comparison analysis is presented without
assuming any system parameters. Provided that the filter
design for the LCL filter-based system has met the harmonic
limit standard, its converter side inductance Lc,LCL,2L can
be used as a base value Lb, upon which the filter inductance
for the proposed L filter-based design can be obtained, being
proportional to Lb. Notably, to ensure a fair comparison, Krp
remains unchanged.
Taking a 2L converter as an example, the converter side
inductance Lc,LCL,2L is usually selected according to the
requirement of Krp. When the parallel converters are synchro-
nized, the maximum converter-side current ripple ∆Ipp,LCL is
given by (14) due to the absence of the CC [35]. As a result,
Lc,LCL,2L can be designed following (15).
∆Ipp,LCL =
VDC
6Lc,LCL,2Lfs
(14)
Lc,LCL,2L =
VDCN
6
√
2KrpIttfs
(15)
To minimize the total size of the LCL filter, the grid side
inductance Lg,LCL,2L should be the same as the converter
side inductance [50], [51]. The volume of an inductor can
be evaluated based on the area product, Ap, as given by (16),
where Kj is the winding current density, kf is the filling factor
of the winding area, and Bm is the maximum flux density [49].
V ol ∝ Ap3/4 = (
LI2
KjkfBm
)3/4 (16)
Given the same design condition, the total volumes resultant
from the two designs can be obtained as (17). The induc-
tance values are normalized to the base value Lb. The filter
inductance in each converter module with the L-filter-based
design is 1.5Lb. With the LCL filter, both inductors in one
converter module will be Lb. Consequently, the ratio of V olL
over V olLCL can be calculated as 0.678, suggesting that the
L-filter-based design can potentially reduce filter size by 32%.
V olL ∝ (1.5Lb)3/4 V olLCL ∝ 2Lb3/4 (17)
For multilevel converters, the comparison result will still be
the same, as the inductances in synchronous and interleaved
cases scale with the same order. The above result confirms that
the proposed method can eliminate the filter resonance issues
without increasing the filter size. Moreover, a potential filter
size as well as cost reduction opportunity may be available
with the proposed design. However, it is noteworthy that the
analysis in this section only considers the standard design
of an LCL filter without magnetic integrations. If magnetic
integration designs are applied to the LCL filter, the total filter
wolume with the proposed system could be similar to that with
LCL filter. Nevertheless, in this case, the proposed L-filter-
based design is still favorable due to the elimination of the
filter resonance.
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B. Impact on Voltage Quality
In addition to the current harmonics, the impact of the filter
configuration on the voltage quality should also be discussed.
In the latest version of the IEEE std 1547-2018 [1], the
voltage harmonic limits are excluded from the power quality
requirement on the grid-tied converters. Therefore, only using
L filter in grid-tied distributed energy resource (DER) systems,
e.g., a PV farm, will not raise any concerns on the voltage
quality.
On the other hand, the IEEE std 519-2014 [2] limits the
individual voltage harmonic below 5% of the rated voltage
and the total harmonic distortion (THD) less than 8% for
applications with the bus voltage at the PCC lower than 1
kV. With the LCL filter, a sinusoidal voltage can be achieved.
However, without any filter capacitor, the grid voltage may
be affected by the PWM harmonics depending on the grid
impedance. If the grid is stiff, all harmonics will be imposed
at the converter side and the grid voltage will be clean. In
contrast, in weak grid condition, a large portion of PWM
harmonics will be applied at the grid side. However, this
should not become a concern. Based on the IEEE Std 519-
2014, the PCC grid voltage harmonics should be measured at
the high voltage side of the dedicated service transformer for
industry users. Therefore, the transformer leakage inductance
can be included as part of the filter inductance and the ratio
between the grid impendence and the filter impedance will
usually not be large. As such, a smaller portion of harmonics
will be propagated to the grid voltage. Moreover, as given
in Fig. 3, with more converters, the amplitude of harmonics
can generally be reduced. Therefore, with a sufficient number
of converters, the individual harmonic amplitudes will not
exceed the limits even under very weak grid conditions.
Simulations to be presented in the next section will confirm
that with 6 or more converters, the voltage harmonic limits
can be satisfied under very weak grid conditions. Finally, the
IEEE std 519-2014 defines that the THD should be calculated
“considering harmonic components up to the 50th order”.
Moreover, the utility companies are more concerned of the
low-order harmonics, as high-order harmonics may not appear
significantly in a large system with multiple units. Therefore,
as long as the control system does not generate large low-
order harmonics, the voltage harmonic limits can be easily
satisfied for the proposed design, especially considering that
the dominant harmonics will be much higher than the 50th-
order frequency with interleaving operation.
IV. SIMULATION RESULTS
For a fair comparison, an LCL-based benchmark with prop-
erly designed filter parameters must be selected. A benchmark
design for the LCL filter reported in [52] is selected to
demonstrate the proposed design in simulations. The objective
of the benchmark was to minimize the weight of the LCL filter
for a 1.2-MW 690 Vac single 2L inverter with a 50 Hz grid
frequency. With the analysis and design in [52], it is found that
the optimal filter parameters for the benchmark system are:
104 uH inductor at the converter side, 552 uF filter capacitor,
and 105 uH inductor at the grid side, when the SVM scheme
is applied with a 2.6 kHz switching frequency. To compare
with the proposed interleaving-based design, this benchmark
is scaled to 6 parallel 200-kW 2L VSCs and 3L VSCs, and
the filter parameters are scaled accordingly, which is given
in Table V. As analyzed in previous sections, 5 converters are
sufficient to meet the harmonic requirement with only L filters.
However, in the simulation with 3L VSCs, the modulation
scheme in [36] is applied and 6 converters are required to
meet the harmonic limit requirement. Therefore, 6 converters
are adopted for both 2L and 3L VSCs in most of the simulation
results. However, simulation results with N = 5 and N = 4
are also presented for 2L converters, as shown in Fig. 6. The
filter parameters are obtained by scaling the system in [52]
to 5 parallel converters or 4 converters. With the proposed L-
filter based design, the filter parameters are 746 uH for N = 5
and 597 uH for N = 4 when Krp of 50% is considered. With
5 converters in parallel, the high frequency harmonics in the
output current is below the limit set by the standards. However,
when only using 4 converters, the harmonics will exceed the
limit. But according to (10), when Krp is less than 22.18%, 4
converters will be sufficient to satisfy the harmonic standard.
This can be confirmed by the simulated grid current spectrum
with Krp being 22% as given in Fig. 6 (c).
(c)
(a) (b)
Fig. 6. Simulated grid current spectrum with (a) 5 converters and 50% Krp,
(b) 4 converters and 50% Krp, and (c) 4 converters and 22% Krp.
For the rest of the simulation, the system parameters are
shown in Table V, where L-2L means the L-filter-based design
with 2L converters and L-3L means parallel 3L converters
with L-filters. Based on the proposed design approach, the
filter parameters for interleaved 2L converters and interleaved
3L converters are also designed. As seen in Table V, for
the 2L converter-based system, the proposed design uses less
inductance than the benchmark design.
The performance of the benchmark design has been proved
in [40], and thus, will not be repeated. The simulation results
with 6 interleaved 2L converters are shown in Fig. 7 for the
rated operation condition. As observed in Fig. 7, the output
current of one converter has obvious switching frequency
ripples. However, the current flowing into the PCC is clean.
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TABLE V
SYSTEM PARAMETERS FOR SIMULATION.
Parameter Benchmark L-2L L-3L
Line-to-line voltage 690 V
DC link voltage 1100 V
Rated total power 1.2 MW
Power factor 1.0
Grid frequency 50 Hz
Carrier frequency 2600 Hz
Krp 50%
N 6
Lc 624 uH 895 uH 447 uH
Filter capacitance 92 uF N/A N/A
Grid side inductance 630 uH N/A N/A
Total inductance 209 uH 150 uH 75 uH
The harmonic spectrum of the PCC current in the normal
operation condition is shown in Fig. 8 (a), where the red line
denotes the limit set by the standard. It can be seen that the
dominant switching frequency harmonics are pushed to the
sixfold switching frequency. More importantly, the grid code
is satisfied. As aforementioned, lower grid voltage and thus
lower M may result in higher harmonics. For 6 interleaved
2L VSCs, the dominant harmonics reach their highest value
when M is around 0.6, the PCC current with a 390 V grid
voltage is also simulated. The spectrum in Fig. 8 (b) confirms
an increase of the dominant harmonics in the PCC current.
Fig. 7. Simulated waveforms with 6 interleaved 2L converters, where vgrid
is the grid voltage, iPCC is the total current injected into PCC, iV SC1 is
the output current of converter 1.
Fig. 8. Harmonic spectrum of the PCC current iPCC of 6 interleaved 2L
converters (a) in the normal operation and (b) when the grid voltage is 390
V.
In all, the above simulation results confirm that with the
proposed resonance-free design methodology, L filter, same
as LCL filter, can also meet the current harmonic limit
requirement. Based on the area product approach, the filter
volume with different designs can be compared using the
parameters in Table V. As the converter side inductors are
subjected to current ripples, the actual peak current, i.e., 255
A, should be considered for the converter side inductor Lc,
while a pure sinusoidal current, i.e., 237 A, can be assumed
when evaluating the grid side inductor in the LCL filter.
Assuming the same core material and allowed peak flux, the
volume of an inductor is proportional to (LI2)3/4 according to
(16). Therefore, the inductor in each converter of the L-filter-
based design is proportional to a coefficient of 21. The volume
coefficient for Lc of the LCL filter is 16 and for the grid side
inductor is 14.5, resulting in a total volume coefficient of 30.5.
Compared to the LCL filter, the L filter can reduce the total
filter size by around 31.1%, which is close to the theoretical
result in Section III-A. Moreover, the total filter inductance
in each converter with the proposed L-filter based design is
smaller than that with the LCL-filter. As such, the dc link
voltage with the proposed design can actually be lower. This
will further reduce the switching loss of the converter and the
current harmonics injected to the grid.
The spectrum of the PCC current in simulations with
interleaved 3L converters are shown in Fig. 9 (a) for the normal
operation, indicating that the performance of the design in fact
excels to a large extent. The reason is that with 6 3L VSCs,
Krp can actually be higher than 50% in order to satisfy the
grid code. Therefore, the filter inductance in Table V can still
be smaller, or with a lower grid voltage, and hence lower M ,
the grid code can still be met with the same filters. This can
be confirmed by the PCC current spectrum shown in Fig. 9
(b) when the grid voltage is set to 350 V. It can be observed in
Fig. 9 (b) that the magnitude of the dominant harmonic almost
hits the limit (i.e., still below the standard limit).
Fig. 9. Harmonic spectrum of the PCC current iPCC resultant of 6
interleaved 3L converters (a) in the normal operation and (b) when the grid
voltage is 350 V.
Furthermore, simulations with different N and Krp are
also performed. With 5 interleaved 3L VSCs, Lc in each
converter is 373 uH for Krp = 50%. The spectrum of the
PCC current in this case is shown in Fig. 10 (a), implying that
the harmonic limit requirement is not satisfied, as indicated
by (12). However, if the requirement on Krp is 25% (i.e.
Lc = 596uH), N = 4 will be sufficient to meet the grid
code. The corresponding spectrum of the PCC current in this
case is shown in Fig. 10 (b), demonstrating the effectiveness
of the proposed design.
To show the impact on the PCC voltage, simulation results
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Fig. 10. Harmonic spectrum of the PCC current iPCC of (a) 5 interleaved
3L converters and Krp = 50%, and (b) 4 interleaved 3L converters and
Krp = 25%.
considering the grid impedance are also obtained. Fig. 11
(a) shows the spectrum of the PCC grid voltage using 6
interleaved 2L converters with parameters given in Table V
and the SCR of 10. The amplitude of the largest dominant
harmonic is 4.9% of the fundamental component suggesting
that the voltage harmonic limit can be met under this very
weak grid condition. However, if the grid is extremely weak,
the harmonics will exceed the limit as can be seen from
the spectrum in Fig. 11 (b), which is obtained with an SCR
less than 1 and the grid inductance being 20 times of the
total filter inductance seen by the grid. Nevertheless, since
the dominant harmonics are around the 300th order, which
is much higher than the 50th order, these harmonics will not
be limited anyway. Moreover, if the number of converters is
increased to 7 with the same total system power capacity, the
individual harmonic amplitude can be limited within 5%, even
when the SCR is less than 1 and the grid inductance is 20
times of the total filter inductance. This can be seen from the
spectrum in Fig. 11 (c). Note that the transformer was not
applied in the above simulations. In practical applications, the
leakage inductance of the transformer will further mitigate the
harmonics drop on the PCC voltage.
(a) (b)
(c)
Fig. 11. Harmonic spectra of the PCC voltage with (a) 6 interleaved 2L
converters and SCR = 10, (b) 6 interleaved 2L converters and SCR ≤ 1, and
(c) 7 interleaved 2L converters and SCR ≤ 1.
V. EXPERIMENTAL RESULTS
Experimental verifications have been carried out with three
interleaved three-phase 2L converters. The nominal RMS line-
to-line grid voltage is 120 V. The grid frequency is 50 Hz.
The dc link voltage is 185 V. The switching frequency is 10
kHz. The total power at the nominal grid voltage is 2 kW.
Based on Table III and (13), Krp should be less than 24% for
N = 3 in order to satisfy the grid code. The corresponding
filter inductance in each converter module should be larger
than 4.1 mH for the experimental setup. In the experimental
tests, each converter adopts three 4.5 mH filter inductors.
Experimental results with the nominal grid voltage are shown
in Fig. 12. As expected, ripples can be observed in the output
current from one converter module. While after interleaving,
the total output current becomes clean.
Fig. 12. Experimental waveforms at the nominal grid voltage. Ch1: line-to-
neutral grid voltage. Ch2: total output current. Ch3: output current from one
converter module.
The spectra of the total current and module current are
shown in Fig. 13. The harmonic amplitudes are normalized
with respect to the corresponding fundamental component. As
shown in Fig. 13 (c), switching-frequency harmonics around
the 200th-order and 400th-order present in the output current
of an individual converter. After interleaving, these harmonics
are canceled. The dominant harmonics of the total current are
below the harmonic limit of the grid code. Moreover, since
the filter inductance is higher than the required value, and the
actual modulation index M is higher than the point where
λN in Table III is obtained, the harmonic amplitude at the
600th order is much lower than 0.3%. Using the same system
parameters, the spectrum of the total output current obtained
from simulations is compared, as given in Fig. 13 (b), further
confirming the theoretical analysis and the effectiveness of the
proposed.
With a lower grid voltage, i.e., 55 V RMS line-to-neutral
voltage, the experimental results are presented in Fig. 14. The
ripples in the output current of one converter increase as the
modulation index drops. The spectra of the measured total
current, simulated total current, and measured output current
of one converter are presented in Fig. 15. An obvious rise
in the dominant harmonics in the total output current can be
observed. As the filter in the experiment is larger than the
minimum required value, the grid code can still be met in
this case. As seen in Fig. 15 (b), the experimental results
are in a close agreement with the simulations, which verifies
the analysis. In all, the above simulations and experimental
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(b)(a)
(c)
Fig. 13. Harmonic spectra of (a) total output current in the experimental, (b)
simulation results using the same system parameters, and (c) output current
of one module in the experiment. The red line indicates the harmonic limit
set by the grid code.
tests have verified the effectiveness of the proposed design
with L filters, which can be a promising solution to parallel
converters.
Fig. 14. Experimental waveforms at lower grid voltage. Ch1: line-to-neutral
grid voltage. Ch2: total output current. Ch3: output current from one converter
module.
VI. CONCLUSION
This paper reconsiders the utilization of low-order L filters
in modular parallel converters to achieve resonance-free and
satisfactory power quality. By leveraging the interleaving
technique, only using small size L filters will be sufficient
to meet the harmonic requirements set by the standards. As
such, the LCL filter and the associated filter resonance issues
can be eliminated in parallel converters. Moreover, the L
filter in the proposed design can be even smaller than the
LCL filter. The analysis reveals that the minimum number of
converters that can meet the grid code is not related to the
specific system parameters, e.g., the switching frequency or
power rating. Rather, it is only determined by the converter
side current ripple ratio and the harmonic amplitude resultant
from a certain PWM strategy. In addition, the impact of
the proposed design on the PCC voltage harmonics is also
(b)(a)
(c)
Fig. 15. Harmonic spectra of (a) total output current in the experiment, (b)
simulation results using the same system parameters, and (c) output current
of one module in the experiment. The red line indicates the harmonic limit
set by the grid code.
discussed based on the latest grid codes, indicating that the
PCC voltage can still comply with the grid codes with only
L filters. Simulation results based on a LCL benchmark
design have been obtained, considering both interleaved 2L
and 3L converters. Experimental results obtained with three
interleaved 2L converters also confirm the effectiveness of the
design approach. In conclusion, the proposed solution can be
very promising for parallel power converter applications with
reduced total costs and simplified control, while maintaining
the high-performance in power quality at the PCC.
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